cwpearson/hugo-cwpearson
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

publications, experiment with experience list

Browse Source
This commit is contained in:
Carl Pearson
2021-01-27 18:02:45 -07:00
parent 3a685bf1a6
commit 74c5687a80
18 changed files with 95 additions and 578 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
content/publication/20190410_pearson_icpe/index.md
View File

@@ -9,7 +9,7 @@ tags = ["scope"]
**Carl Pearson, Adbul Dakkak, Sarah Hashash, Cheng Li, I-Hsin Chung, Jinjun Xiong, Wen-Mei Hwu**
*2019 ACM/SPEC International Conference on Performance Engineering*
In *2019 ACM/SPEC International Conference on Performance Engineering*
Data-intensive applications such as machine learning and analytics have created a demand for faster interconnects to avert the memory bandwidth wall and allow GPUs to be effectively leveraged for lower compute intensity tasks. This has resulted in wide adoption of heterogeneous systems with varying underlying interconnects, and has delegated the task of understanding and copying data to the system or application developer. No longer is a malloc followed by memcpy the only or dominating modality of data transfer; application developers are faced with additional options such as unified memory and zero-copy memory. Data transfer performance on these systems is now impacted by many factors including data transfer modality, system interconnect hardware details, CPU caching state, CPU power management state, driver policies, virtual memory paging efficiency, and data placement.